Prototyping and Code Synthesis of Hierarchically Scheduled Systems using TIMES

Mikael Åsberg*, Thomas Nolte and Paul Pettersson
MRTC/Mälardalen University
P.O. Box 883, SE-721 23 Västerås, Sweden
{mikael.asberg, thomas.nolte, paul.pettersson}@mdh.se

Abstract—In hierarchical scheduling a system is organized as a tree of nodes, where each node schedules its child nodes. A node contains tasks and/or subsystems, where a subsystem is typically developed by a development team. Given a system where each part is subcontracted to different developers, they can benefit from hierarchical scheduling by parallel development and simplified integration of subsystems. Each team should have the possibility to test their system before integration. Hence, we show how a node, in a hierarchical scheduling tree, can be analyzed in the Times tool by replacing all interference from nodes with a small set of higher priority tasks. We show an algorithm that can generate these tasks, including their parameters. Further, we use the Times code-generator, in combination with operating system extensions, to generate source code that emulates the scheduling environment for a subsystem, in an arbitrary level in the tree. Our experiments include two example systems. In the first case we generate source code for an industrial oriented platform (VxWorks) and conduct a performance evaluation. In the second example we generate source code that emulates the scheduling environment for a video application, running in Linux, and we perform a frame-rate evaluation.

I. INTRODUCTION

The increase in global competitiveness and requirement of shorter time-to-market has increased the need for rapid development of embedded software systems. A crucial characteristic, in being fast and reliable in the development of embedded software systems, is to do analysis and prototyping early in the development process, in order to decrease the load, complexity and cost in the integration phase.

Recently, the technique of hierarchical scheduling (HS) has been introduced in order to simplify parallel development of embedded systems. HS facilitates integration of such systems, by providing mechanisms for temporal isolation of system parts, called subsystems. Essentially, a system consists of a number of subsystems that typically represents a particular function/feature of the whole system. For example, a car could have one subsystem implementing a engine control system, and another being the anti-lock braking system. These two subsystems should ideally be developed in parallel, and at the integration phase, no integration related problems should occur [1]. One such integration related problem is software that turn out to require more time to execute than originally intended, and therefore causing unforeseen interference with the rest of the system. Another integration problem is the introduction of new subsystems, not apparent at early design. Integration of unforeseen subsystems should not cause too much interference, i.e., the entire system should not be required to be verified/validated again. HS insures that no unpredictable interference will occur, related to timing, hence by allowing for timing analysis of subsystems in isolation before the integration. Figure 1 illustrates HS. The top node is defined as the Global scheduler. It is responsible for multiplexing the entire CPU resource to the second layer of the scheduling tree. A node can be either a Subsystem, or a Task (except for the top node which is a scheduler). In this way, a node schedules its child nodes with its Local scheduler. All nodes have an Interface (set of scheduling parameters) which specifies the amount of CPU that the node may access. The schedulers uses these interfaces to schedule its nodes.

It is desirable to be able to conduct analysis of a subsystem’s functional and non-functional properties in isolation, i.e., without requiring details of the rest of the system. It is hard to get access to all details of other subsystems, especially at an early stage in the construction of a system. Our proposed technique makes it possible to perform schedulability analysis of tasks, with respect to its subsystem interface. Also, the subsystem can be realized by generating source code (for our target platforms VxWorks and Linux) that will emulate the subsystem (under development) executing together with other subsystems/tasks. The subsystem’s schedule will look like it is executing together with the other subsystems in the tree (early prototyping). What is required are the interfaces of the other subsystems/tasks, i.e., no subsystem internal data such as task
source code, execution time, period etc. are needed. Also, there is no need to implement any scheduler. The internal scheduler of the Times tool is responsible for the schedulability analysis, and the generated source code will emulate the scheduler(s) in the system.

Recently, automata based techniques have been proposed as a generic way to describe and analyze a broad variety of real-time scheduling algorithms. One of the strengths of these techniques is the possibility to encode general release patterns of tasks. In the task automata model [2], release patterns are modeled using timed automata [3]. The schedulability analysis problem has shown to be decidable for both fixed and dynamic priority scheduling algorithms. Further, this approach has the possibility to perform simulation and formal verification of timing and functional safety properties, as well as code-synthesis [4]. For the model of task automata, the Times tool provides this support [5].

In this paper our overall goal is to provide a technique for analysis and synthesis of hierarchically scheduled real-time systems, at an early stage in the development process. Our main contributions are:

1) We have enabled timing analysis of hierarchically scheduled, fixed-priority preemptive systems, in the Times tool.
2) We have transformed and made extensions to the generated source code (from Times) for VxWorks and Linux, allowing for early prototyping/testing of hierarchically scheduled, fixed-priority, preemptive systems.
3) Related to the above contribution (2), we have conducted experiments on the generated code (for both VxWorks and Linux). We have included response time measurements, overhead measurements of both the generated scheduler, and a manually coded scheduler, and we have compared these. Also, we have been running a video processing application (VLC) in Linux, and conducted frame-rate performance comparisons using a 2-level hierarchical scheduler, as well as task tracing.

The outline of the paper is as follows: in Section II we outline preliminaries on hierarchical scheduling, task automata and Times. In Section III we outline the problem statement including its limitations, and in Section IV we show our solution. Section V shows two case-studies, including an example system, code generation and a performance evaluation. Section VI presents related work, and finally, Section VII concludes.

II. PRELIMINARIES

A. Hierarchical scheduling

Hierarchical scheduling has been introduced to facilitate resource sharing among applications under different scheduling policies. Hierarchical scheduling can be represented as a tree of nodes (Figure 1), where each node corresponds to an application, equipped with a scheduler that schedules internal workloads. Looking at the tree-structure representation of HS, CPU resources are reserved from a parent node to its children nodes (Shin and Lee [7]). One of the advantages of HS is that it provides a way to decompose a complex system into well-defined parts (subsystems). HS provides the mechanism for predictable composition (in the time domain) of coarse-grained subsystems. This makes it possible for subsystems to be developed independently and later integrated, without introducing timing errors. Also, HS makes it easy to reuse subsystems, since their computational demands are characterized by well defined interfaces.

Subsystems and tasks are scheduled according to the scheduling scheme of the above scheduler and the parameters in the interface of the subsystem. In this paper, we assume that the schedulers follow the fixed-priority preemptive scheduling policy. Subsystems can be viewed as “virtual tasks”, where the interface parameters corresponds to those in the periodic task model [8]. At runtime, subsystems reserve a defined time (budget) at every period and the execution order is based on their priority. This is similar to a traditional periodic task, scheduled preemptively with a fixed-priority scheduler. When a subsystem is selected for execution by the overlaying scheduler, the subsystem’s tasks are executed and scheduled according to the scheduling policy of the subsystem local scheduler. In the general case, the schedulers in HS may all have different scheduling schemes.

B. Task automata and Times

Timed automata [3] is a modeling language that is widely used for formal modeling and analysis of real-time systems. Essentially, a timed automaton is a finite state automaton to which clocks, that can be tested and reset, are added. Timed automata has shown to be suitable for a wide range of real-time systems.

More recently, the model of timed automata has been extended with a notion of real-time tasks. Task automata (of timed automata with tasks), associates asynchronous tasks with the states of a timed automaton. It assumes that tasks are executed with static or dynamic priorities by a preemptive or non-preemptive scheduling algorithm. Task automata is supported by the Times tool [5], it facilitates schedulability analysis, formal verification by model-checking and code synthesis.

An input system to the Times tool can consist of a task table in which the following parameters are defined for each task: name, computation time, (relative) deadline, priority (in case of static priority scheduling), offset and period (if applicable), interface, semaphore usage, and its C-code. Alternatively, a task can be of type controlled which means that its release pattern is defined by a user defined timed automata.

III. PROBLEM STATEMENT

The aim of this paper is to consider a subsystem (potentially with tasks and a fixed-priority scheduler), residing in a scheduling tree, and to perform schedulability analysis of

1This work is an extension of our previous work [6]
2For more information about Times, see http://www.times-tool.com/.
it. The analysis is done by the Times tool, although it does not support schedulability analysis of hierarchically scheduled systems. The solution to this is to map the rest of the tasks and subsystems in the tree to a small amount of interference tasks. Also, for the sake of prototyping, we generate executable code (that emulates the scheduling of a scheduling tree) of hierarchically scheduled systems. In this section, we first outline the system model used, followed by some limitations and a description of our approach.

A. System model

A system $S$ consists of a root $S_0$ and $n$ subsystems $S_1, ..., S_n$. We assume independent tasks, i.e., there is no synchronization between tasks in the scheduling tree. Each subsystem $S_i$ is defined as a tuple $\langle P_i, Q_i, T_i, p_i, pr_i \rangle$, where $P_i$ is the subsystem period, $Q_i$ is the amount of CPU (or computation time) provided to the subsystem in each $P_i$, $T_i$ is the set of subsystems ($S$) and tasks ($T$) residing in subsystem $S_i$, $p_i \in [0..n]$ is the index of the parent of $S_i$, and $pr_i$ is the fixed priority of $S_i$ (higher value means higher priority). Each task $T_j$ is defined as a tuple $\langle T_j, C_j, D_j, pr_j \rangle$, where $T_j$ is the task period, $C_j$ is the task worst case execution time, $D_j$ is the relative deadline and $pr_j$ is the task priority (higher value means higher priority). The root $S_0$ is defined by the tuple $\langle T_0 \rangle$, i.e., just a set of subsystems and tasks.

An example system with root $S_0$, subsystems $S_1$ and $S_2$ (of $S_0$), and subsystems $S_3$ and $S_4$ (of $S_2$), is illustrated in Figure 2.

a) Limitations:: We assume that the whole system and all subsystems are scheduled by fully preemptive fixed-priority schedulers. Generalizing the considered scheduling policy is deferred to future work. Given the system model defined above, we also impose the following two limitations on the relationship between task and subsystem periods:

- $\forall S_i, i \in [1..n] : P_i \geq P_{p_i}$, i.e., all subsystem periods are greater or equal to their respective parent's subsystem period and
- $\forall S_i, i \in [1..n], \forall T_k \in T_i : T_k \geq P_{p_i}$, i.e., all task periods are greater or equal to its corresponding subsystem's period.

The main reasons for these assumptions are twofold: (1) the inequalities are recommended in order to have a resource efficient system, (2) analysis of the system is simplified given the fulfillment of the above 2 inequalities.

B. Approach

The objective is to perform schedulability analysis of the contents (tasks/subsystems resident in $T_i$) of a subsystem $S_i$, with respect to its interface and the interference from the rest of the tree. This analysis is intended to assist engineers in the development of a subsystem. In doing the analysis, we create a set of interference tasks $I_{HEP}$, representing (and consuming the computation time of) the rest of the system, i.e., the whole system excluding the subsystem under analysis. Hence, the interference from $I_{HEP}$ represents the interference from the whole tree (excluding the subsystem under analysis). Each interference task is described by period $T$, an offset $O$, and a computation time $C$. Given the interference tasks and the contents of the subsystem under analysis (i.e. the subsystem tasks), the Times tool is used to calculate timing properties (worst case response time) of the task set in $S_i$. Moreover, the Times tool is used for code synthesis, allowing for early prototyping of hierarchically scheduled subsystems.

In order to perform analysis of a complete system, i.e., for each subsystems in a system, the approach outlined above can be repeated for each subsystem in the system. If the analysis shows that the scheduling of each subsystem is successful, then we can conclude that the whole system is schedulable. Traversing the system tree and analysing each subproblem can be performed automatically, either encoded as an automata in Times, or using an external script program. In this paper however, we leave the details of how to analyze a whole system, and focus on the analysis of one subsystem.

IV. ANALYSIS OF HIERARCHICAL SYSTEMS

In order to analyze the tasks and subsystems, residing inside a subsystem (i.e., the subsystem under analysis), we create a set of interference tasks $I_{HEP}$. Tasks and subsystems residing in the subsystem under analysis are then, together with the interference tasks $I_{HEP}$, used as input to a tool for timing analysis. In this paper, we use the Times tool because it supports analysis of several properties, as well as code synthesis (see Section V).

In the following, we outline how to obtain the set $I_{HEP}$, a procedure with the following three main steps:

b) Step 1:: First we create a partial schedule $s_i$, i.e., execution sequence (an example can be found in Figure 3). This schedule includes all subsystems and tasks interfering with the subsystem under analysis, including the subsystem itself ($S_i$). The set of subsystems and tasks influencing the execution of a given subsystem is computed by the function $HEP$.

We define the recursive function $HEP(S_i)$ for a given system $S$ in the following way. $HEP(S_i)$ is the set of subsystems (including $S_i$ itself), on the same level of the scheduling tree as $S_i$ (with the same parent as $S_i$), that have higher priority than subsystem $S_i$. The recursiveness is defined in that $HEP$ must also be calculated for the parent of $S_i$ (Eq. 1). However, the $HEP$ of the root node is empty (Eq. 2).

\[ HEP(S_i) = HEP(P_{p_i}) \cup \{ \forall S_k \in T_{p_i} : pr_k \geq pr_i \} \cup S_i \quad (1) \]

\[ HEP(S_0) = \{ \} \quad (2) \]

For the set of tasks $HEP(S_i)$, we compute the schedule $s_i$ for the time interval $[0, l_i]$, where

\[ l_i = \text{LCM} (\{ \forall k \in HEP(S_i) : P_k \}) \]

i.e., up to the least common multiple of the periods in the set $HEP(S_i)$. 

\[ \text{LCM} (\{ \forall k \in HEP(S_i) : P_k \}) \]

i.e., up to the least common multiple of the periods in the set $HEP(S_i)$. 

\[ \text{LCM} (\{ \forall k \in HEP(S_i) : P_k \}) \]
are indexed starting with the interference tasks given by HEP, returns the value stored in $\partial_i$ at position $x$ (given that positions are indexed starting with 0 and finishing with $|\phi_i| - 1$), $C_j = \phi_i[1 + j \times 2] - \phi_i[j \times 2]$, and for $pr_j$ the following holds: $pr_j > pr_k$, where index $k$ is defined by the set $\forall \tau_j \wedge S_k \in T_i$.

g) Example (continued): Looking at the example system again, $m = \frac{\phi_3}{2} = 4$, hence $T_0$ hosting the set of 4 interference tasks is $T_0 = \{\partial_0, \partial_1, \partial_2, \partial_3\}$ with

\[
\begin{align*}
\partial_0 &= (15, 0, 0, \text{pr}_0) \\
\partial_1 &= (15, 1, 5, \text{pr}_1) \\
\partial_2 &= (15, 7, 3, \text{pr}_2) \\
\partial_3 &= (15, 11, 4, \text{pr}_3)
\end{align*}
\]

Once the above three steps are finished, all interference tasks stored in $T_i$, together with the tasks and subsystems ($T_i$) in the subsystem under analysis, are taken as input to Times, giving detailed analysis of all tasks in $T_i$.

V. MODELING EXAMPLE

In order to illustrate our solution, we have modeled an example system consisting of 4 subsystems, arranged in a hierarchical tree, depicted in Figure 4. The engineering challenge, highlighted in this example, is how a development team (given a scheduling tree and a dedicated subsystem within it) can develop an application, consisting of real-time tasks, and be able to perform schedulability analysis of these tasks, in order to verify whether or not they meet their respective deadlines. Such a verification should be possible when specifying and allocating task parameters, preferably early during the development and testing phase, allowing for early prototyping. The latter requires a way to execute the tasks, on a given platform, within their corresponding time slots, determined by the actual scheduling of the whole system (of subsystems). This will be shown in section V-B2 and V-C2.

Recall, in this paper it is assumed that tasks within one subsystem do not need to synchronize/communicate with tasks residing in other subsystems. Given this assumption, we do not need to consider detailed scheduling of tasks in other subsystems, since their exact scheduling does not affect the scheduling of the subsystem under analysis.

To summarize the above, in this example, we want to:

1) conduct schedulability analysis of a subsystems content (subsystem A and C’s content in this example), with respect to the interface(s) of subsystem A, respectively C, and the rest of the subsystems, and

2) generate executable code, a scheduler to be precise, that execute subsystem A and C’s content, within its precise time slots, as if the whole system of subsystems was executing (even though we only have source code and task parameters of subsystem A and C).

An assumption is that the subsystems in the tree are schedulable (for which they are in this example) and that the scheduling tree is pre-determined by the system description or similar. As a development team, you are given the timing parameters of your subsystem (i.e., subsystem A or C in this case), which is the period and capacity of these subsystems. The responsibility of the development team is to develop an application consisting of a set of tasks that are schedulable given the timing parameters of their subsystem. The issue...
for the development team to solve, is to assure that their application will (in the future and final system) be scheduled together with other subsystems in the hierarchical scheduling tree. Hence, the development team cannot assume that their subsystem, C for example, will get 1 time slot exactly every 10 time units because subsystems, at the same or higher level in the scheduling tree, might interfere (as they may have higher priority than subsystem C). The timing analysis of a subsystem (and its tasks) must consider all subsystem (of the same or higher level and with higher priority) parameters, including its own.

The first step is to analyze whether the chosen task parameters are sufficient in order for the tasks to meet their deadlines. What should be done is to add these tasks to the scheduling tree, like the one in Figure 4, under their subsystem, and check if they are schedulable with relation to the interfaces of the subsystems in the tree. This can be done with a schedulability test such as Response Time Analysis (RTA) [9] for hierarchical systems [10]. However, we want to show how this can be done in Times, by generating interference tasks (called dummy tasks in this section). These tasks emulate correct execution of the subsystem under analysis by blocking out time representing higher priority subsystem execution time, as well as time when the system should be idle. By laying out the schedule of all subsystems, one can identify the time-slots when the subsystem under analysis should be executed, and thereby also the inverse of this time. This inverse time represents the time that should be "blocked out" in order to simulate interference from higher priority subsystems, as well as idle time. We achieve this "blocking out" (interference) by creating dummy tasks with higher priority than that of the tasks in the subsystem under analysis (as described in Section IV). Once the dummy tasks are generated (which can be done following the steps in Section IV), they can be inserted into the Times tool. The dummy tasks’ release pattern can either be described (in Times) in a task-parameter table (e.g. by setting offset, priority, period etc.) or by constructing an automata. The latter has an advantage when generating code (this will be covered in more detail in Section V-B2). However, for schedulability analysis of tasks in Times, the easier approach is to specify the dummy tasks in the task-parameter table. After entering the dummy task parameters together with the subsystem tasks in Times, it can simulate the system and do response-time analysis as shown in Figure 6 and 14. Times will output whether or not the system is schedulable, and if schedulable, it will also give the Worst Case Response Time (WCRT) of all tasks.

In conclusion, the schedulability analysis performed in Times, is a simulation which will produce the WCRT of each task. So we have actually simplified the problem into a response time analysis of a set of periodic tasks (belonging to the subsystem under analysis), together with a set of periodic tasks with offsets (the dummy tasks). The WCRT value will include the interference from subsystems (that can reside at different levels of the scheduling tree), which is actually modeled as interference from higher priority tasks, as well as the execution time of the task itself. Hence, for the sake of timing analysis, timing analysis tools other than Times can be used. However, we are not only interested in timing analysis, but also in generating code for early prototyping of the subsystem under analysis.

A. Code synthesis

The Times tool is equipped with an automatic code generator which can generate C-code of the modeled system to the platform brickOS³, as well as a simulator for Linux. We have used this code generator to generate code of our example system. We show two examples, where we synthesize code for a scheduler for VxWorks (section V-B2) and Linux (section V-C2). The generated code is then transformed (extended) to fit the new software platform, i.e., VxWorks or Linux. This transformation was done manually but could also be done automatically.

The reason for choosing VxWorks is that we are well familiar with task scheduling, execution tracing etc. in this platform, it provides an industry standard task scheduler, and it is a preferred platform of several of our industrial partners. Having knowledge of scheduling is specially important since we need to map brickOS scheduling to VxWorks (since the code generator generates brickOS code).

For Linux, we generate the Linux simulator code from Times, then we remove the simulator code manually (could be done automatically). What is left is the actual automata code (i.e., the scheduler). The automata code in turn is extended to fit in the Linux kernel, such that it can schedule tasks. This is a manual step (which can be automated).

B. Subsystem C

In this example, the global scheduler and all local schedulers (i.e. the internal scheduler of each subsystem) schedule their tasks/subsystems according to fixed-priority preemptive scheduling. The priority assignment is done according to Rate Monotonic [8], i.e., the shorter the period, the higher the priority. Subsystem C resides in the tree represented in Figure 4.

![Fig. 4. Subsystem C](http://brickos.sourceforge.net/)

In doing schedulability and response-time calculations, we need a detailed description of the task set resident in subsystem C; these details are represented in Table I.
1) Schedulability analysis: The corresponding schedule for $s_C$, executing in the example system, is illustrated in Figure 5.

![Fig. 5. Schedule for subsystem C](image)

From this schedule we can conclude which dummy tasks that we need ($\partial_1$-$\partial_4$), as shown in Table II.

<table>
<thead>
<tr>
<th>Name</th>
<th>$T$</th>
<th>$C$</th>
<th>$D$</th>
<th>$pr$</th>
</tr>
</thead>
<tbody>
<tr>
<td>dummy1 ($\partial_1$)</td>
<td>30</td>
<td>0</td>
<td>4</td>
<td>6</td>
</tr>
<tr>
<td>dummy2 ($\partial_2$)</td>
<td>30</td>
<td>5</td>
<td>5</td>
<td>6</td>
</tr>
<tr>
<td>dummy3 ($\partial_3$)</td>
<td>30</td>
<td>11</td>
<td>11</td>
<td>6</td>
</tr>
<tr>
<td>dummy4 ($\partial_4$)</td>
<td>30</td>
<td>23</td>
<td>7</td>
<td>6</td>
</tr>
</tbody>
</table>

**TABLE II**

**GENERATED DUMMY TASKS FOR SUBSYSTEM C**

The last step is to input all tasks in the Times tool and let it perform a simulation. Figure 6 shows that subsystem C’s tasks are schedulable with the 4 dummy tasks, i.e., the other three subsystems in the system.

![Fig. 6. Times schedulability analysis (for subsystem C)](image)

2) Code synthesis to VxWorks (kernel version 6.6): In the analysis part (Section V-B1), we analyzed the system based on dummy tasks (with offsets). We created periodic tasks and assigned the offsets through the task parameter table (all other tasks were also created in this manner). Creating tasks with offsets can also be done by creating an automata. This has the advantage that we can specify that only one dummy task is released at all offset instances and thereby replacing all dummy tasks with only one. This is good when generating code, since most RTOs have an upper limit on the amount of tasks. At code level, the execution time of this dummy task must be set to be dynamic, since it is replacing tasks which most probably have different execution times. The two automata in Figure 7 models the releasing of dummy tasks (a similar automata, but with other release times, is used for the example in section V-C2).

**Fig. 7. Task automata**

![a) b) Fig. 7. Task automata](image)

The automata in Figure 7b), releases the second automata (Figure 7a)) every 30 time units by calling a synchronization function `RunOffsetTasks!` which starts a transition in the edge where `RunOffsetTasks?` is located. The second automata releases the dummy tasks according to the calculated offsets (with relation to the period). `time` and `offsetTime` are two clocks that progresses in discrete time. An invariant such as `offsetTime<5` (located inside a state) means that the automata may only be in that state until this condition does not hold. A condition at an edge such as `offsetTime==5` means that the transition can be made only when this condition holds. A statement such as `time==0` means that the variable (in this case a clock) is assigned a value. Whenever there is a transition to a state with a task name, such as `dummy1`, this task is released for execution.

```c
1: task() {
2: while(TRUE) {
3:   wait_event(task_release, release_flag)
4:   // Task code here
5: }
6: }
7: controller() {
8:   wait_event(check_trans, 0)
9: }
```

**Fig. 8. Function task() and controller()**
The mapping from the C-code (generated by Times) to VxWorks consists mostly of changing the way the task is suspended and released. In the brickOS generated code, an initializer task called *controller* (Figure 8, lines 7-9) calls *wait_event* in order to register a function *check_trans* that will be executed at every system tick by an interrupt routine. This will stop when the function returns a non-zero value (which is not the case for *check_trans*). This function traverses the automata (both user defined automata and Times default generated automata) and sets a flag whenever there should be a task release. Each task (Figure 8, lines 1-6) registers a function *task_release* at the beginning of its execution, before it suspends. This function checks whether the flag is set, if so, it will return a non-zero value that in turn will release the corresponding task. Figure 9 illustrates how the scheduling is done in the generated code for brickOS. The mapping of this scheduling to VxWorks is illustrated in Figure 10. We create an interrupt routine that is executed at every system tick. This routine executes both the *check_trans* function and each tasks *task_release* function. Whenever *check_trans* sets the task flag, i.e. that is when *task_release* returns a non-zero value, the corresponding task is inserted into the VxWorks ready queue.

We have successfully generated C-code for the example system in Figure 4, that is comprised of the tasks in Table I and Table II. We transformed the generated code and ran the system in VxWorks 6.6 on a Intel Pentium4 platform. Further, we recorded and visualized the execution trace with the Tracealyzer tool\(^4\).

Figure 11 shows the graphical representation of the running tasks (note that tasks ‘dummy1’ etc. from Figure 6 are named ‘idle1’ etc. in Figure 11) at critical instant and the recorded data is shown in Table III. Figure 6 shows the WCRT of the simulation, corresponding to Max. Response time in Table III, note that the time-base is 1000 times bigger in Table III. The maximum response times in Table III are significantly higher than the simulation values because of overhead (scheduling, context switches etc.). This prolonged response time is illustrated in Figure 11. *task2* does not finish its entire execution before *idle3* starts, leading to that *task2* has to wait for it to finish (which will take 11 time units), and then execute the final part (it is a very small amount so it does not show in this resolution). This kind of execution scenario is valuable for a development team and can only be discovered in time, in the development process, through early prototyping/testing.

Table IV shows the scheduling overhead (from running the tasks in Table I and II) from the generated scheduler (Times) and a manually coded scheduler; the Hierarchical Scheduling Framework (HSF) [11]. We measured the schedulers execution times with micro-second resolution, 10 times each (Table IV shows the average values), between time zero (when the system started) and LCM of all tasks (18000000 µs). The HSF scheduler only executes at task release and task deadline (in the latter case it checks if the task has finished), while the Times scheduler executes at every system tick (i.e. every

\(^4\)http://www.tracealyzer.se/.

<table>
<thead>
<tr>
<th>Task</th>
<th>Execution time (µs)</th>
<th>Response time (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>task1</td>
<td>996</td>
<td>999</td>
</tr>
<tr>
<td>task2</td>
<td>995</td>
<td>995</td>
</tr>
<tr>
<td>task3</td>
<td>995</td>
<td>997</td>
</tr>
<tr>
<td>task4</td>
<td>6267</td>
<td>6973</td>
</tr>
<tr>
<td>idle1</td>
<td>3995</td>
<td>4004</td>
</tr>
<tr>
<td>idle2</td>
<td>5000</td>
<td>5001</td>
</tr>
<tr>
<td>idle3</td>
<td>11000</td>
<td>11001</td>
</tr>
<tr>
<td>idle4</td>
<td>6999</td>
<td>7007</td>
</tr>
</tbody>
</table>

TABLE III
TRACEALYZER RESULT

\[\text{http://www.tracealyzer.se/}\]
milli-second), and releases tasks if necessary. VxWorks itself handles task switching due to that a task has finished. The conclusion is that even though Times runs more frequently (and the fact that it is automatically generated code) than HSF, HSF still produces more overhead (the majority of it comes from queue-management [11]).

### Scheduling Overhead

<table>
<thead>
<tr>
<th>Scheduler</th>
<th>Avg. overhead/Duration (µs)</th>
<th>Avg. overhead (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Times</td>
<td>1952/18000000</td>
<td>0.01084</td>
</tr>
<tr>
<td>HSF</td>
<td>3283/18000000</td>
<td>0.01824</td>
</tr>
</tbody>
</table>

**TABLE IV**

**C. Subsystem A**

This example also assumes fixed-priority preemptive scheduling of periodic tasks/subsystems, as well as rate monotonic priority assignment.

![Global Scheduler](image)

**Fig. 12.** Subsystem A

The content of subsystem A is one task (Table V), which correspond to the parameters of its subsystem. Subsystem A’s position in the scheduling tree is shown in Figure 12.

<table>
<thead>
<tr>
<th>Task</th>
<th>T</th>
<th>C</th>
<th>D</th>
<th>pr</th>
</tr>
</thead>
<tbody>
<tr>
<td>taskA</td>
<td>5</td>
<td>1</td>
<td>5</td>
<td>5</td>
</tr>
</tbody>
</table>

**TABLE V**

**Task set of subsystem A**

![Schedule for subsystem A](image)

**Fig. 13.** Schedule for subsystem A

1) Schedulability analysis: By laying out the schedule for subsystem A (Figure 13), we have generated the necessary dummy tasks (Table VI).

![Worst Case Response Times](image)

**Fig. 14.** Times schedulability analysis (for subsystem A)

2) Code synthesis to Linux (kernel version 2.6.31-9): The subsystem (A) execution trace is illustrated in Figure 13, as illustrated, the four dummy tasks replace subsystem B. We let a video processing application (VLC) replace task taskA in subsystem A in our experiments. The release of subsystem A and dummy tasks 1-4 is done with two automata similar to the ones in Figure 7. We generate code, using the Times code generator for generating a Linux simulator. The simulator will run the automata, which is also generated by Times. We then replace the simulator with Linux kernel scheduling functions, which are exported by the scheduling framework Resch [12].

Resch is unique in that it does not require the user to make any changes in the Linux kernel, when implementing a scheduler in Resch. It runs as a kernel module, and the user implemented scheduler will act as a plugin kernel module to Resch (hence no kernel patches are required). The automata code generated from Times, is wrapped with Resch scheduling primitives, and it is executed as a kernel module in Linux. In the experiments, all tasks, i.e., the VLC application and the dummy tasks, are running as Linux real-time tasks.

We also ran the VLC application in a 2-level hierarchical scheduling framework, which is able to run a global scheduler, scheduling an arbitrary number of subsystems in one level. The subsystems themselves may have their own local scheduler. All schedulers (local and global) schedule with fixed-priority preemptive scheduling of periodic tasks/subsystems. The framework is implemented by the authors of the paper, and it runs as a plugin scheduler in Resch, i.e., as a kernel module. We executed subsystem A and B (Figure 12) with corresponding parameters, including rate monotonic priorities, in the hierarchical scheduling framework. Subsystem B corresponds to B in Figure 15 and subsystem A maps to A (Idle is the idle subsystem). The VLC application (referred to as vlc_A in Figure 15) was running in subsystem A, the dummy

![Generated dummy tasks for subsystem A](image)

**TABLE VI**

**Generated dummy tasks for subsystem A**

VLC [http://www.videolan.org/vlc](http://www.videolan.org/vlc)
task `task_B` was running in `B` and dummy task `idle` was running in subsystem `Idle` (which has lowest priority among the subsystems). Task `linux` is the Linux idle task which will run whenever `task_B`, `vlc_A` or `idle` does not run.

<table>
<thead>
<tr>
<th>Scheduler</th>
<th>fps (average)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Times scheduler</td>
<td>25.3174938</td>
</tr>
<tr>
<td>HSF scheduler</td>
<td>25.3582266</td>
</tr>
<tr>
<td>Linux scheduler</td>
<td>30</td>
</tr>
</tbody>
</table>

**TABLE VII**

| FRAMES PER SECOND (FPS) MEASUREMENTS OF VLC |

Looking at the kind of analysis possible with these hierarchical scheduling approaches, typically only timing is considered. In this paper, we are also interested in code synthesis, as well as analysis using task automata. This is similar to [25], where the authors show how modeling and schedulability analysis of two-level hierarchical scheduling, with timed automata, can be accomplished in the simulation tool Cheddar. Lime *et al.* [26] model fixed and dynamic priority scheduling using timed petri nets, which is similar to the work in [27]. Scheduler modeling is showed in [28] using the controller paradigm.
VII. Conclusion

We have shown how to perform schedulability analysis in the Times tool, where a subsystem within fixed-priority preemptive hierarchical scheduling is the system under analysis. The concept we present simplifies the analysis of the whole system by analysing one subsystem and abstracting the rest of the system (black-boxing). Iterating through all subsystems in this manner results in analysing the whole system. In each step, the black-boxing is done by replacing interfering subsystems with a small set of high priority tasks (which we refer to as dummy tasks). The procedure is described with an algorithm in the paper, and the output of the algorithm is a set of dummy tasks that are periodic with offsets. These tasks, and the tasks of the subsystem to be analyzed, are then modeled in the Times tool (with a task-table or timed automata). The last step is to run a simulation in Times which will generate the worst case response time of each task, thereby deciding if the subsystem is schedulable or not. The Times tool could traverse the scheduling tree and analyze each subsystem, resulting in a complete analysis of the whole tree. The simulation itself is essentially a response time analysis of tasks that are periodic, whereas some of them will also have offsets (the dummy tasks).

We have used the Times code synthesis and shown how to generate C-code of two example systems. The code has been extended to execute on an industrial platform (i.e. VxWorks), and also on a PC desktop platform (Linux). Hence, our proposed method has shown to be practical. After the code generation, a subsystem can be executed as if it would be running within a hierarchically scheduled system. Hence, our proposed approach supports early prototyping of hierarchically scheduled systems, by using our dummy-task algorithm together with our code synthesis for VxWorks and Linux.

Our example in VxWorks shows that response times can vary significantly when moved from simulation to a real platform, even though a very small amount of overhead is introduced. The overhead measurements show that the scheduler, generated from Times, produces less overhead compared to a manually coded scheduler. Our other example in Linux shows how a video processing application (VLC) is affected when running it in a prototyped subsystem. We have measured the frame-rate and compared the results from the same example system running in a 2-level hierarchical scheduling framework.

As future work, we plan to optimize the code synthesis (in order to minimize scheduler overhead) as well as to model and generate code for hierarchical scheduling frameworks. This is interesting in the context of proving the correctness of scheduling, since model checking could be used to verify the schedulers. As a last step of the contribution of this paper we plan to implement the concept in a tool, which will provide graphical modeling of systems, automatic generation of dummy tasks as well as automatic synthesis for various platforms (such as VxWorks, Linux and FreeRTOS).

References


