You are required to read and agree to the below before accessing a full-text version of an article in the IDE article repository.

The full-text document you are about to access is subject to national and international copyright laws. In most cases (but not necessarily all) the consequence is that personal use is allowed given that the copyright owner is duly acknowledged and respected. All other use (typically) require an explicit permission (often in writing) by the copyright owner.

For the reports in this repository we specifically note that

  • the use of articles under IEEE copyright is governed by the IEEE copyright policy (available at http://www.ieee.org/web/publications/rights/copyrightpolicy.html)
  • the use of articles under ACM copyright is governed by the ACM copyright policy (available at http://www.acm.org/pubs/copyright_policy/)
  • technical reports and other articles issued by M‰lardalen University is free for personal use. For other use, the explicit consent of the authors is required
  • in other cases, please contact the copyright owner for detailed information

By accepting I agree to acknowledge and respect the rights of the copyright owner of the document I am about to access.

If you are in doubt, feel free to contact webmaster@ide.mdh.se

Power and Area Efficient Design of Network-on-Chip Router through Utilization of Idle Buffers.

Fulltext:


Authors:

Khalid Latif , Tiberiu Seceleanu, Hannu Tenhunen

Publication Type:

Conference/Workshop Paper

Venue:

The 17th Annual IEEE International Conference on the Engineering of Computer Based Systems (ECBS), 2010.

Publisher:

IEEE

DOI:

10.1109/ECBS.2010.21


Abstract

Network-on-Chip (NoC) is the interconnection platform that answers the requirements of the modern on-Chip design. Small optimizations in NoC router architecture can show a significant improvement in the overall performance of NoC based systems. Power consumption, area overhead and the entire NoC performance is influenced by the router buffers. Resource sharing for on-chip network is critical to reduce the chip area and power consumption. Virtual channel buffer sharing by other router ports has been proposed to enhance the performance of on-chip communication. We approach the router architecture optimization by utilizing the idle buffers instead of increasing the number and size of buffers for desired throughput.

Bibtex

@inproceedings{Latif2039,
author = {Khalid Latif and Tiberiu Seceleanu and Hannu Tenhunen},
title = {Power and Area Efficient Design of Network-on-Chip Router through Utilization of Idle Buffers. },
editor = {IEEE},
pages = {131--138},
month = {March},
year = {2010},
booktitle = {The 17th Annual IEEE International Conference on the Engineering of Computer Based Systems (ECBS), 2010. },
publisher = {IEEE},
url = {http://www.es.mdh.se/publications/2039-}
}