You are required to read and agree to the below before accessing a full-text version of an article in the IDE article repository.

The full-text document you are about to access is subject to national and international copyright laws. In most cases (but not necessarily all) the consequence is that personal use is allowed given that the copyright owner is duly acknowledged and respected. All other use (typically) require an explicit permission (often in writing) by the copyright owner.

For the reports in this repository we specifically note that

  • the use of articles under IEEE copyright is governed by the IEEE copyright policy (available at http://www.ieee.org/web/publications/rights/copyrightpolicy.html)
  • the use of articles under ACM copyright is governed by the ACM copyright policy (available at http://www.acm.org/pubs/copyright_policy/)
  • technical reports and other articles issued by M‰lardalen University is free for personal use. For other use, the explicit consent of the authors is required
  • in other cases, please contact the copyright owner for detailed information

By accepting I agree to acknowledge and respect the rights of the copyright owner of the document I am about to access.

If you are in doubt, feel free to contact webmaster@ide.mdh.se

Virtual Communication Bus with Hardware and Software Tasksin Real-Time System

Fulltext:


Publication Type:

Conference/Workshop Paper

Venue:

Proceedings for the work in progress and industrial experience sessions


Abstract

Abstract: The FPGA (Field Programmable Gate Array) of recent years has opened newer design possibilities of moving software into hardware. This paper is studied at two cases of transferring functionality from software into hardware. The paper describes the VCB (Virtual Communication Bus) concept and hardware tasks. The approach with VCB is focused today on existing systems with a main processor and slave processors or DSP (Digital Signal Processors). The first approach is to reduce the system load from the VCB bus and the second phase will be to eliminate the slave processors and move them to hardware tasks implemented in FPGA. This means that a hardware task can consist of 1000 pages of C code. The hardware tasks will reduce the response time and make the system more time-deterministic.

Bibtex

@inproceedings{Nygren238,
author = {Peter Nygren and Lennart Lindh},
title = {Virtual Communication Bus with Hardware and Software Tasksin Real-Time System},
editor = {Peter Puschner,Iain Bate and Martin T{\"o}rngren},
month = {June},
year = {2000},
booktitle = {Proceedings for the work in progress and industrial experience sessions},
url = {http://www.es.mdh.se/publications/238-}
}