You are required to read and agree to the below before accessing a full-text version of an article in the IDE article repository.

The full-text document you are about to access is subject to national and international copyright laws. In most cases (but not necessarily all) the consequence is that personal use is allowed given that the copyright owner is duly acknowledged and respected. All other use (typically) require an explicit permission (often in writing) by the copyright owner.

For the reports in this repository we specifically note that

  • the use of articles under IEEE copyright is governed by the IEEE copyright policy (available at http://www.ieee.org/web/publications/rights/copyrightpolicy.html)
  • the use of articles under ACM copyright is governed by the ACM copyright policy (available at http://www.acm.org/pubs/copyright_policy/)
  • technical reports and other articles issued by M‰lardalen University is free for personal use. For other use, the explicit consent of the authors is required
  • in other cases, please contact the copyright owner for detailed information

By accepting I agree to acknowledge and respect the rights of the copyright owner of the document I am about to access.

If you are in doubt, feel free to contact webmaster@ide.mdh.se

Verifying MARTE/CCSL Mode Behaviors using UPPAAL

Fulltext:


Authors:

Jagadish Suryadevara, Cristina Seceleanu, Frederic Mallet , Paul Pettersson

Research group:

Formal Modelling and Analysis of Embedded Systems

Publication Type:

Conference/Workshop Paper

Venue:

11th International Conference on Software Engineering and Formal Methods

Abstract

In the development of safety-critical embedded systems, the ability to formally analyze system behavior models, based on timing and causality, helps the designer to get insight into the system’s overall timing behavior. To support the design and analysis of real-time embedded systems, the UML modeling profile MARTE provides CCSL – a time model and a clock constraint specification language. On the one hand, CCSL is an expressive language that supports specification of both logical and chronometric constraints associated with MARTE models. On the other hand, semantic frameworks such as Timed Automata provide verification support for real-time systems. To tackle the challenge of verifying CCSL-based system properties, in this paper, we propose a technique for transforming MARTE/CCSL mode behaviors into Timed Automata for model-checking using the UPPAAL tool. This enables verification of both logical and chronometric properties of the system, which has not been possible before. We demonstrate the proposed transformation and verification approach using two relevant examples of real-time embedded systems.

Bibtex

@inproceedings{Suryadevara2934,
author = {Jagadish Suryadevara and Cristina Seceleanu and Frederic Mallet and Paul Pettersson},
title = {Verifying MARTE/CCSL Mode Behaviors using UPPAAL},
month = {September},
year = {2013},
booktitle = {11th International Conference on Software Engineering and Formal Methods},
url = {http://www.es.mdu.se/publications/2934-}
}