You are required to read and agree to the below before accessing a full-text version of an article in the IDE article repository.

The full-text document you are about to access is subject to national and international copyright laws. In most cases (but not necessarily all) the consequence is that personal use is allowed given that the copyright owner is duly acknowledged and respected. All other use (typically) require an explicit permission (often in writing) by the copyright owner.

For the reports in this repository we specifically note that

  • the use of articles under IEEE copyright is governed by the IEEE copyright policy (available at http://www.ieee.org/web/publications/rights/copyrightpolicy.html)
  • the use of articles under ACM copyright is governed by the ACM copyright policy (available at http://www.acm.org/pubs/copyright_policy/)
  • technical reports and other articles issued by M‰lardalen University is free for personal use. For other use, the explicit consent of the authors is required
  • in other cases, please contact the copyright owner for detailed information

By accepting I agree to acknowledge and respect the rights of the copyright owner of the document I am about to access.

If you are in doubt, feel free to contact webmaster@ide.mdh.se

Partitioning and Analysis of the Network-on-Chip on a COTS Many-Core Platform

Fulltext:


Authors:

Matthias Becker, Borislav Nicolic , Dakshina Dasari , Benny Åkesson , Vincent Nélis , Moris Behnam, Thomas Nolte

Publication Type:

Conference/Workshop Paper

Venue:

23rd IEEE Real-Time and Embedded Technology and Applications Symposium


Abstract

Many-core processors can provide the computational power required by future complex embedded systems. However, their adoption is not trivial, since several sources of interference on COTS many-core platforms have adverse effects on the resulting performance. One main source of performance degradation is the contention on the Network-on-Chip, which is used for communication among the compute cores via the off- chip memory. Available analysis techniques for the traversal time of messages on the NoC do not consider many of the architectural features found on COTS platforms. In this work, we target a state-of-the-art many-core processor, the Kalray MPPA R . A novel partitioning strategy for reducing the contention on the NoC is proposed. Further, we present an analysis technique dedicated to the proposed partitioning strategy, which considers all architectural features of the COTS NoC. Additionally, it is shown how to configure the parameters for flow-regulation on the NoC, such that the Worst-Case Traversal Time (WCTT) is minimal and buffers never overflow. The benefits of our approach are evaluated based on extensive experiments that show that contention is significantly reduced compared to the unconstrained case, while the proposed analysis outperforms a state-of-the-art analysis for the same platform. An industrial case study shows the tightness of the proposed analysis.

Bibtex

@inproceedings{Becker4663,
author = {Matthias Becker and Borislav Nicolic and Dakshina Dasari and Benny {\AA}kesson and Vincent N{\'e}lis and Moris Behnam and Thomas Nolte},
title = {Partitioning and Analysis of the Network-on-Chip on a COTS Many-Core Platform},
month = {April},
year = {2017},
booktitle = {23rd IEEE Real-Time and Embedded Technology and Applications Symposium },
url = {http://www.es.mdh.se/publications/4663-}
}