You are required to read and agree to the below before accessing a full-text version of an article in the IDE article repository.

The full-text document you are about to access is subject to national and international copyright laws. In most cases (but not necessarily all) the consequence is that personal use is allowed given that the copyright owner is duly acknowledged and respected. All other use (typically) require an explicit permission (often in writing) by the copyright owner.

For the reports in this repository we specifically note that

  • the use of articles under IEEE copyright is governed by the IEEE copyright policy (available at http://www.ieee.org/web/publications/rights/copyrightpolicy.html)
  • the use of articles under ACM copyright is governed by the ACM copyright policy (available at http://www.acm.org/pubs/copyright_policy/)
  • technical reports and other articles issued by M‰lardalen University is free for personal use. For other use, the explicit consent of the authors is required
  • in other cases, please contact the copyright owner for detailed information

By accepting I agree to acknowledge and respect the rights of the copyright owner of the document I am about to access.

If you are in doubt, feel free to contact webmaster@ide.mdh.se

Evaluation of Delay Queues for a Ravenscar Hardware Kernel

Fulltext:


Publication Type:

Report - MRTC

ISRN:

MDH-MRTC-176/2005-1-SE


Abstract

In this paper we present and evaluate four delay queues designed for application tailored Ravenscar hardware real-time kernels. The properties of the different queues and optimisations of them are discussed and both formal models and actual hardware implementation of the queues are presented. A transformation from timed automata to VHDL is described during the translation of the timed automata of the formal model into the corresponding VHDL state machines. Our study of the queues shows that even though parallelism costs much in terms of chip area, there are system configurations where it is the most space conservative. We also show that the queues meet the timing requirements of Ravenscar and that they can be fitted onto an FPGA.

Bibtex

@techreport{Naeser711,
author = {Gustaf Naeser and Johan Furun{\"a}s-{\AA}kesson},
title = {Evaluation of Delay Queues for a Ravenscar Hardware Kernel},
number = {ISSN 1404-3041 ISRN MDH-MRTC-176/2005-1-SE},
month = {April},
year = {2005},
url = {http://www.es.mdh.se/publications/711-}
}