You are required to read and agree to the below before accessing a full-text version of an article in the IDE article repository.

The full-text document you are about to access is subject to national and international copyright laws. In most cases (but not necessarily all) the consequence is that personal use is allowed given that the copyright owner is duly acknowledged and respected. All other use (typically) require an explicit permission (often in writing) by the copyright owner.

For the reports in this repository we specifically note that

  • the use of articles under IEEE copyright is governed by the IEEE copyright policy (available at http://www.ieee.org/web/publications/rights/copyrightpolicy.html)
  • the use of articles under ACM copyright is governed by the ACM copyright policy (available at http://www.acm.org/pubs/copyright_policy/)
  • technical reports and other articles issued by M‰lardalen University is free for personal use. For other use, the explicit consent of the authors is required
  • in other cases, please contact the copyright owner for detailed information

By accepting I agree to acknowledge and respect the rights of the copyright owner of the document I am about to access.

If you are in doubt, feel free to contact webmaster@ide.mdh.se

Instruction Cache Memory Issues in Real-Time Systems

Fulltext:


Authors:


Note:

<pre> @TechReport{sebek02lic, type = "Licentiate thesis", author = {Filip Sebek}, title = {Instruction Cache Memory Issues in Real-Time Systems}, institution = {M"alardalen Real-Time Research Centre}, year = {2002}, key = {cache memories, real time, cache related preemption delay}, number = {02/60}, address = {Department of Computer Science and Engineering, M"alardalen University, Sweden}, month = oct # " 11", url = "http://www.mrtc.mdh.se/php/staff_show.php3?id=0052" } </pre>

Publication Type:

Report - MRTC

Publisher:

Mälardalen University Press

ISRN:

MDH-MRTC-60/2002-1-SE


Abstract

Cache memories can contribute to significant performance advantages due to the gap between CPU and memory speed. They have traditionally been thought of as contributors to unpredictability because the user can not be sure of exactly how much time will elapse while a memory-operation is performed. In a real-time system, the cache memory may contribute to a missed deadline by actually making the system slower, but this is rare. To avoid this problem, the developers of real-time systems have run the program in the old-fashioned way; with disabled cache -just to be safe. Turning the cache off, however, will also make other features like instruction pipelining less beneficial so the new processors will not give the performance speedup as they were meant to give.The first methods to determine the boundaries of the execution time in computer systems with cache memories were presented in the late eighties - twenty years after the first cache memories were designed. Today, fifteen years later, further methods have been developed to determine the execution time with cache memories ... that were state-of-the-art fifteen years ago.This thesis presents a method of generating worst-case execution time scenarios and measure the execution time during those. Several important properties can be measured. These include cache-related pre-emption delay, miss-ratio levels of software, and instruction cache miss-ratio threshold levels for increased system performance. Besides the dynamic measurement method, a statical procedure to determine the maximum instruction cache miss-ratio level is presented.Experimental results from this research show that the indirect cache cost of a pre-emption is very high - more than three times the execution cost of the context-switch functions themselves. Another result shows that the tested computer system without caching will not cause a missed deadline if the instruction cache is enabled.

Bibtex

@techreport{Sebek360,
author = {Filip Sebek},
title = {Instruction Cache Memory Issues in Real-Time Systems},
note = {\textlesspre\textgreater @TechReport\textbraceleftsebek02lic, type = {"}Licentiate thesis{"}, author = \textbraceleftFilip Sebek\textbraceright, title = \textbraceleftInstruction Cache Memory Issues in Real-Time Systems\textbraceright, institution = \textbraceleftM{"}alardalen Real-Time Research Centre\textbraceright, year = \textbraceleft2002\textbraceright, key = \textbraceleftcache memories, real time, cache related preemption delay\textbraceright, number = \textbraceleft02/60\textbraceright, address = \textbraceleftDepartment of Computer Science and Engineering, M{"}alardalen University, Sweden\textbraceright, month = oct {\#} {"} 11{"}, url = {"}http://www.mrtc.mdh.se/php/staff{\_}show.php3?id=0052{"} \textbraceright \textless/pre\textgreater},
number = {ISSN 1404-3041 ISRN MDH-MRTC-60/2002-1-SE},
month = {October},
year = {2002},
publisher = {M{\"a}lardalen University Press},
url = {http://www.es.mdu.se/publications/360-}
}