You are required to read and agree to the below before accessing a full-text version of an article in the IDE article repository.

The full-text document you are about to access is subject to national and international copyright laws. In most cases (but not necessarily all) the consequence is that personal use is allowed given that the copyright owner is duly acknowledged and respected. All other use (typically) require an explicit permission (often in writing) by the copyright owner.

For the reports in this repository we specifically note that

  • the use of articles under IEEE copyright is governed by the IEEE copyright policy (available at http://www.ieee.org/web/publications/rights/copyrightpolicy.html)
  • the use of articles under ACM copyright is governed by the ACM copyright policy (available at http://www.acm.org/pubs/copyright_policy/)
  • technical reports and other articles issued by M‰lardalen University is free for personal use. For other use, the explicit consent of the authors is required
  • in other cases, please contact the copyright owner for detailed information

By accepting I agree to acknowledge and respect the rights of the copyright owner of the document I am about to access.

If you are in doubt, feel free to contact webmaster@ide.mdh.se

An UPPAAL Model for Formal Verification of Master/Slave Clock

Fulltext:


Authors:


Research group:


Publication Type:

Conference/Workshop Paper

Venue:

6th IEEE Intl Workshop on Factory Communication Systems (WFCS)

Publisher:

IEEE Electronics Society


Abstract

Many distributed applications require a clock synchronization service. We have previously proposed a clock synchronization service for the Controller Area Network (CAN), which we have claimed to provide highly synchronized clocks even in the occurrence of faults in the system. In this paper we substantiate this claim by providing a formal model and verification of our fault tolerant clock synchronization mechanism. We base our modeling and verification on timed automata theory as implemented by the model checking tool UPPAAL. In the modeling we introduce a novel technique for modeling drifting clocks. The verification shows that a precision in the order of 2 μs is guaranteed despite node’s faults as well as consistent channel faults. It also shows that inconsistent channel faults may significantly worsen the achievable precision, but that this effect can be reduced by choosing a suitable resynchronization period.

Bibtex

@inproceedings{Rodriguez-Navas920,
author = {Guillermo Rodriguez-Navas and Juli{\'a}n Proenza and Hans Hansson},
title = {An UPPAAL Model for Formal Verification of Master/Slave Clock},
month = {June},
year = {2006},
booktitle = {6th IEEE Intl Workshop on Factory Communication Systems (WFCS)},
publisher = {IEEE Electronics Society},
url = {http://www.es.mdh.se/publications/920-}
}